## A Major Threat to Satellites Radio Systems in Low Earth Orbit

## Reinaldo Perez Jet Propulsion Laboratory

8003 South Corona Way, Littleton, CO 80122 phone:303-977-5845, fax:303-9714306, email:rav.i.perez@lmco.com

#### Introduction

Over the last two years several satellites in Low Earth Orbit (LEO) and geosynchronous orbit (GEO) have experienced serious or catastrophic failures including interruption of desired communications due to especially to non linear interference. It has been shown that severe electrostatic discharges from spacecraft dielectric surfaces can sustain high discharge currents capable of disabling key avionics components posing a threat to satellite communications.

#### **Short Summary**

Surface charging of spacecraft surfaces in LEO and GEO orbit environments is caused primarily by electrons with high energies during magnetospheric substorms. The potentials reached during charging events depends on the total current balance among several types of effects. Differential charging occurs when parts of a spacecraft are charged at different negative potentials relative to each other. In this type of charging strong electric fields develop. When the electric fields exceed critical values electrostatic discharges (ESD) can cause not only EMI but can pose potential threats to spacecraft hardware.

The physics involved in the charging mechanisms in spacecraft at geosynchronous and low earth orbits is addressed. We address the discharge mechanism involved in an ESD event. Modeling the discharge mechanism from solar array surfaces and thermal blankets surfaces as shown in Figure 1. The induced current from these ESD events can cause severe satellite malfunction in communication systems.




Figure 1. Lumped Element Parameters for ESD Event Between a Solar Array and Cable.

#### References:

[1] Launchspace Magazine," Major Space Losses 1994-1998," October 1998.

pade a

## A Major Threat to Satellite Radio Systems in Low Earth Orbit

Reinaldo Perez

Jet Propulsion Laboratory

California Institute of Technology

Pasadena, CA


## **OUTLINE**


- 1) The ESD threat to satellite radio systems
- 2) Description of the threat. Charging and ESD in space
- 3) ESD effects on spacecraft electronics
- 4) ESD effects on radio systems
- 5) Modeling and analysis of ESD events
- 6) Conclusion

# The ESD Threat to Satellite Radio Systems

# ESD Effects on Satellites

Simply stated: Electroststic discharge events in satellites can disable a satellite.





Description of the Threat. Charging and ESD in Space

## Space Environment and Interference

## 9.0 Introduction.

The region of space dominated by the plasma surrounding the earth is called the magnetosphere. A popular visualization of the magnetosphere is shown in Figure 9.1.





Figure 9.1. Magnetosphere Geometry



# **ELECTRONIC PARTS RELIABILITY**

# Earth's Van Allen Radiation Belts



## Major Space Losses (1994-1998)

***************************************			
	CAUSE	1055	
Ank E2	Electrical Discharge	Lifeture Loss	45
Eutelsat 2-F5	Ariane 4 Launch Failure	Total Loss	190.0
Türksat 1A	Anane 4 Launch Fallure	Total Loss	16817
ETS-6	Apogee Motor Failure	• Parval Loss	* •
Telstar 402	Post Separation Failure	TOTAL LOSS	***************************************
PAS-3	Ariane 4 Launch Fällure	ZTOTALLESS	214.0
		Total	763.8
SATELLITE	CAUSE	LOSS	CLAIMS (M USS)
Apstar 2	CZZE lapinch Fallure	168144	160.0
AMSC-1	East Beam Fallure	Performance Loss	66.0
Koreasat I	Delta 2 Low Performance	Lifelane Loss	64.4
GernStar.	Athena 1 Launch Failure	Jotal Loss	11.6
Asiasat 2	Power Loss on Ku-band Transponder		36.0
Meteorit	Conestoga 1620 Launch Failure	Total Loss Blocal sessions	53 82 9433
1996			
SATELLITE	<b>GUSE</b>	1055	CLAIMS (M USS)
Palson C1	na.		312
Inteliat 708	CZ-38 Launch Fallure	attral Loss	219.3
M-Sat 1	Mountain Beam Failure	Partia Loss s.	109.0
Arik E1 "Cluster	Power Subsystem Failure	Cotal Loss	142.5
SORT 2	Ariane 5 Launch Failure Soyuz Launch Failure	ESPALIPS STORE LOS	7.5
Chinasat 7.	CZ-3 Launch Faiture	7002 1885	128.01
HETESACA MA	Pegasus XL Separation Failure	COMMITTEE	and the
Hot Bird 2	Apogee Transfer Anomaly	Lifetime Loss	19.9
Spot 3	Attitude Control Failure	Joint Loss	13.0
1997		700	665.4
SATELLITE	CAUSE	1055	CLAIMS (M USS)
lessar 40	Electrical Discharge		132.0
Navstar	Delta 2 Launch Failure	fora Lore	35.1
B-Sat 1A	One Transponder Failure	Partial Loss	38 73
Adecs 1	Attitude Control Failure	Total Loss	
Lewis	Loss of Attitude Control	Total Loss	
Insat 2D IC-Sat_1	Power Subsystem Failure	Jotal Loss	62.1
Tempo 2	Propellant Leak Electrical Discharge in Solar Arrays	Literime Loss Performance Loss	25.5 22.4
PAS-6	Electrical Discharge in Solar Arrays	Performance Loss	20.0
Asiasat 3	Proton K Launch Failure	Total Loss	215.0
EarlyBird 1	na,	, Total Loss	3×:29.0
***		(62)	\$8. 547.4
SATELLITE Comes	.H-2 Launch Failure	LOSS	CLAIMS (M USS)
Kupon 1	R.a.	Paria Los Coa Loss	70.0
Catravvarta 1	Battery Charging Anomaly	Performance Loss	n.a.
TIESTER	na.	Elempiorary Loss	15.0 (a)
Iridium 24 & 71	In-Orbit Failures	Joid Losses & San.	<b>59.0</b>
Echostai 4	In-Orbit Failures Solar Array Failed to Deploy	A DAY TAKES	59.0
Eutelsat WT	Destroyed During Ground Tests	Performance Less Congo Liss	219.3 est 50.0
Galaxy 4	Control Processor Failure	Jour Low	est. 180.0
Mercury 3	Titan 4A Launch Fallure	Stock Loss Section	70.0
Galaxy 10	Delta 3 Launch Fallure	TOTAL LOS	250.0
Globalstar	Zenit 2 Laurch Fallure	HON DO	199.1
Echoster 3 JERS-1	TWTA Failures Solar Array Anomaly	Partial Court	Se tod
	COM COLON CHEMINA	TOTAL	% tbd 7,190.3
7 M 7 M 1 M 1 M 1 M 1 M 1 M 1 M 1 M 1 M			<b>10</b> 171772

# **ESD Effects on Spacecraft Electronics**




Figure 9.27. Examples of upset from discharges transients pulses.

The upset thresholds for representative logic families are given in Table 9.9. The upset level (e.g noise margin) for commonly used logic families vary from a few hundred milli-electron-volts to a few volts. Typical upset energy level threshold range from 1 to 50 nanojoules.

Logic Family	Power Supply (V)	Typical Gate Quiescent Power Dissipation (mW)	Typical Propagation Delay (nS)	Typical Signal Line DC Noise Immunity (V)			Typica Line Impeda (ohms)	edance Swing		Typical Energy Noise Immunity on Signal Line (Joules ×103)		
				Low		High						
				Min	Тур	Min	Тур	Low	High		Low	High
DIL	5	5	30	0.7	1.2	0.7	3.8	50	1.7K	4.5	3	15 25
TTL	5 15	15	10 85	0.4 5.0	1.2 7.5	0.4 4.0	2.2 7.0	30 140	140 16K	3.5 1.3	4   48	-
SCL	5.2	25	2	NΛ	0.2	NA	0.17	7	7	0.8	NA	NΛ
CMOS CMOS	5 10	0.000025	45 16	1.5 3.0	2.2 4.2	1.5 3.0	3.4 6.0	300	12K 600	5.0 10.0	3 10	15 5
CMOS	15	0.00023	12	4.4	6.5	4.5	9.0	250	450	15	22	13

Table 9.9. Typical Upset Threshold and Characteristics of Some Logic families

### 9.12 Component Damage

Component damage is a permanent change in one or more electrical characteristics of a circuit component. Circuit components are vulnerable to thermal damage and electrical breakdown when stressed by dielectric discharge transients. The damage energy threshold for various circuit components for a 100 nS rectangular transient pulse is shown in Figure 9.28. The damage threshold level ranges from 10 nJ for microwave diodes to several hundred nanojoules for various logic families.




Figure 9.28. Permanent damage energy threshold of components for 100 nS pulse.

For semiconductors, the most common discharge transient damage mechanism is localized thermal runaway triggered by electro thermal over-stressed. This condition produces a resolidified melt channel across the junction once the transient is removed where the melt channel appears electrically as a low resistance shunt across the junction. Junction damage is most likely to occur when the discharge transient reverse biases the junction and drives it into second breakdown. Forward stressed junctions also fail but typically have damage thresholds that are three to ten times higher than reverse stressed junctions. For integrated circuits, metallization burnout and gate oxide breakdown (for MOS devices) are also prominent failure mechanisms.




Figure 9.29. Pulse power failure depedence on pulse width for discrete semiconductors

Device	Type	K* (W s <sup>1/2</sup> )	BV <sup>EBO</sup> (V)	BV <sub>CBO</sub> (V)	V <sub>BD</sub> (V)	
1N750A	Zener	2.84			4.7	
1N756	Zener	20.4			8.2	
1N914	Diode	0.096			75	
1N3600	Diode	0.18	-		75	
1N4148	Diode	0.011			75	
1N4003	Diode	2.2			200	
2N918	Transistor	0.0086	3	30		
2N2222	Transistor	0.11	5	60		
2N2857	Transistor	0.0085	2.5	30		
2N2907A	Transistor	0.1	5	60		
2N3019	Transistor	0.44	7	140		
2N3440	Transistor	1.1	7	300		

 $k_1 = k, k_2 = 1/2$ 

Table 9.10. Damage Constants and Junction Breakdown Voltages for Some Typical Discrete Semiconductors.




Figure 9.30. Transient pulse failure models for transistors, diodes, and integrated circuits

Device Category	Reverse Bias (ohms)	Forward Bias (ohms)
Zener diodes	1.0	0.1
Signal diodes	25.0	0.25
Rectifier diodes	150.0	0.05
Low frequency transistor (e-b)	10.0	1.0
High power transistor (e-b)	2.0	0.2

Table 9.11. Typical Junction Bulk Resistance for Discrete Semiconductors

For integrated circuits,  $k_1$  and  $k_2$  are determined experimentally when possible. For the case where test data is not available, typical values of these coefficients for different types of integrated circuits have been determined by tests and are given in Table 9.12. Tight integrated circuit manufacturing tolerances and standard circuit designs have allowed integrated circuits to be

grouped by their technology into genetic failure classes and their terminals categorized into one of the following types: input terminal, output terminal, and power terminal. The IC terminal failure model consists of a resistor representing the terminal's bulk resistance and voltage source representing the terminal's reverse breakdown voltage.

Catego	ry	Kı	K <sub>2</sub>	V <sub>BD</sub> (V)	R <sub>B</sub> (oluns)	Lower 95% K <sub>1</sub>	Upper 95 K₂
Famil y	Terminal						
TTL	Input	0.00216	0.689	7	16	0.00052	0.00896
1	Output	0.00359	0.722	1.3	2.4	0.00098	0.013
RTL	Input	0.554	0.384	6	40	0.12	2.6
- 1	Output	0.0594	0.508	5	18.9	0.0096	0.39
1	Power	0.0875	0.555	5	20.8	0.026	0.70
DLL	Input	0.0137,	0.580	7	25.2	0.0046	0.041
	Output	0.0040	0.706	1	15.8	0.012	0.0136
1	Power	0.0393	0.576	1	30.6	0.009	0.17
ECL	Input	0.152	0.441	20	15.7	0.045	0.51
1	Output	0.0348	0.558	0.7	7.8	0.0031	0.397
Ì	Power	0.456	0.493	0.7	8.9	0.22	0.935
MOS	Input	0.0546	0.483	30	9.2	0.0063	0.47
	Output	0.0014	0.819	0.6	11.6	0.00042	0.0046
	Power	0.105	0.543	3	10.4	0.038	0.29
Linear	Input	0.0743	0.509	7	13.2	0.0054	1.01
	Output	0.0139	0.714	7	5.5	0.0045	0.043

Table 9.12. Damage Constants and Failure Parameters for Various Logic families.

From the failure models for discrete semiconductors and integrated circuits, we find the failure voltage,  $V_F$ , and failure current  $I_F$ , at the device terminals are expressed as

$$V_{F} = V_{B} + I_{F}R_{B}$$

$$I_{F} = \left(V_{B} - \sqrt{V_{B}^{2} - 4R_{B}P_{p}}\right)/2R_{B}$$
(9.9)


where  $V_B$  is the terminal's breakdown voltage,  $R_B$  is the terminal's bulk resistance and  $P_p$  is the terminal's failure power given previously. The conditions for failure to occur when a circuit is stressed by a discharge transients is as follows:


1) the discharge transient current produced at the terminals of the transistor, diode, or integrated circuit must be equal to or exceed I<sub>F</sub>/D where I<sub>F</sub> is obtained from equation 9.9 above. D is a derating factor to account for statistical variations in device failure thresholds. D is 3 for P<sub>P</sub> values


# **ESD Effects on Radio Systems**


# Electromagnetic "issues" in Satellites

- 1) INTERFERENCE
- 2) REFLECTOR ANTENNA SIZES AND POINTING
- 3) MAGNETIC EFFECTS
- 4) PROPER ANTENNA DESIGN (phase arrays, horns, helices, spiral, parabolic multibeam)
- 5) RF POWER TRANSMISSION (s/n)












# Modeling and Analysis of ESD Events







RFI PROBLEMS IN TRANSMITTERS	BRIEF DESCRIPTION OF RFI PROBLEM	METHODS OF SUPPRESSION
Sideband Splatter <sup>(1)</sup>	Deviations from the required response law in the transmitter modulator causing spectrum broadening. AM/FM, SSB, DSB systems.	- Filtering
Internal Harmonic Generation <sup>(2)</sup>	Deviations from the linearity of a transmitter final amplifier	-Balanced circuits -Filtering -Wave trap
Intermodulation and Cross modulation <sup>(3)</sup>	Mixing of two or more signals in a non linear element. Resulting multiplicative mixture of both signals	-Filtering
Oscillator Noise	Similar to sideband splatter except at a lower level	-Filtering -Design of very good oscillators

In Table 1a the following applies:

(1) Output of nonlinear element plus narrowband filter centered at carrier  $\mathbf{e}_c.$  Input function is  $\mathbf{X}_1.$ 

$$\sum_{n=1}^{N} \sum_{k=1}^{n} a_n \binom{n}{k} X_1^{n-k} \frac{k!}{\left(\frac{k-1}{2}\right)! \left(\frac{k+1}{2}\right)!} Cos(\omega_c + \phi_c)$$

(2) output of nonlinear device is

$$y = a_o + a_1 x + a_2 x^2 + .... + a_k x^k$$
  
where  $x = x_1(t) + \cos w_c t$ 

(3) Let Signal 1

$$X_1(t) = m_1(t) \cos(\omega_1 t + \phi_1(t))$$

Let Signal 2

$$X_2(t) = m_2(t) Cos(\omega_2 t + \phi_2(t))$$

 $X(t) = X_1(t) + X_2(t)$  go through a nonlinear device to obtain the result

$$y(t) = a_0 + a_1 x + a_2 x^2 + a_3 x^3$$

For intermodulation:

$$y(t) = m_1^2(t) \cos[(2\omega_1 - \omega_2) + 2\phi_1(t) - \phi_2(t)]$$

For crossmodulation:

$$y(t) = m_1^2(t) m_2(t) [\cos \omega_2 t + \phi_2(t)]$$

## Table 1a. PRI PROBLEMS IN TRANSMITTERS.

RFI PROBLEM IN RECEIVERS	BRIEF DESCRIPTION OF PROBLEM	METHOD OF SUPPRESSION
Broadband Noise	Noise from natural sources (thermal, shot, solar, atmospheric) or man-made (discharges, switching of electronic devices, antenna behavior)	-Limiting & blanketing before broadband noise is filtered in the IF amplifier
Co-Channel Interference	Signal from communication sources are assigned a frequency near the center frequency of receiver	-Good care in frequency assignment
IF Channel Interference	Penetration of unwanted signals centered at one of the IP channels of the receiver	-Selective of the input RF circuit and/or stray paths must be controlled
Spurious Response <sup>(4)</sup>	Nonlinearities in early stage gives rise to harmonics of incoming signals; nonlinearities in the mixer and frequency multiplication in local oscillator	-Piltering prior to mixer
Intermodulation & Crossmodulation	Intermodulation: when two or more unwanted signals are present at the input. crossmodulation:tra nsfer of information from an undesired carrier onto the desired one	-Filtering
Desensitization	Reduction of receiver gain when a large unwanted signal enters the receiver	-Filtering prior to receiver

In Table 1b the following applies:

#### (4) Mixing operation:


if oscillator is  $y_1 = A \cos \theta_1 t$ and signal is  $y_2 = x_a(t) \cos (\theta_1 t + \theta_2)$ For non linearity

$$y = \sum_{n=0}^{M} b_n y^n$$

and the result of  $y = y_1 + y_2$  is

$$\sum_{n=0}^{M} b_n \sum_{k=0}^{n} \binom{n}{k} x_n^k(t) \cos^k (\omega_n t + \phi_n) A^{(n-k)} \cos^{(n-k)} \omega_1 t$$

## Table 1b. FRI PROBLEMS IN RECEIVERS.




$$V(Z_L) = \frac{j2\pi f1 \frac{Sin(\beta L)}{\beta L} Z_L[C_c Z_1 Z_2 - L_{12}] V_s}{[---]}$$


$$V(Z_2) = j2\pi f l \frac{Sin(\beta L)}{\beta L \left[---\right]} Z_2 \left[ \left[ Cos(\beta L) \left[ Z_L Z_1 C_c + L_{12} \right] \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_{g1} + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_c L_1 + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_c L_1 + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_c L_1 + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_{12} \left( C_c L_1 + L_{12} \right) \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_1 + Z_1 L_1 \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_1 + Z_1 L_1 \right] + j2\pi f l \frac{Sin(\beta L)}{\beta L} \left[ Z_L C_c L_1 + Z_1 L_1 \right] +$$

where

$$[---] = (Z_s + Z_1)(Z_2 + Z_L) \cos^2(\beta L) - \\ j 4 \pi^2 f^2 l^2 \frac{\sin^2(\beta L)}{(\beta L)^2} [[Z_1 Z_s (C_{g1} + C_c) + L_1][Z_2 Z_L (C_{g2} + C_c) + L_2] - [L_{12} - C_c Z_s Z_1][L_{12} - C_c C_1 Z_2]] + \\ j 2 \pi f \frac{\sin(\beta L)}{\beta L} \cos(\beta L) [(Z_2 + Z_L)[Z_1 Z_s (C_{g1} + C_c) + L_1] + (Z_s + Z_1)[Z_2 Z_L (C_{g2} + C_c) + L_2]]$$

## Figure 1. CAPACITIVE & INDUCTIVE NEAR FIELD COUPLING





$$I_{o} = \frac{1}{[---]} \int_{0}^{s} P(z) \left[ Z_{c} Cosh\gamma(z-s) - Z_{s} Sinh\gamma(z-s) \right] dz - \frac{Z_{c}}{[---]} \int_{0}^{b} E_{x}^{i}(x,s) dx + \frac{Z_{c} Cosh\gamma(s) + Z_{s} Sinh\gamma(s)}{[---]} \int_{0}^{b} E_{x}^{i}(x,0) dx$$

$$I_{s} = \frac{1}{[---]} \int_{0}^{s} P(z) \left[ Z_{c} Cosh\gamma(z) - Z_{o} Sinh\gamma(z) \right] dz - \frac{Z_{c}}{[---]} \int_{0}^{b} E_{x}^{i}(x,0) dx + \frac{Z_{c} Cosh\gamma(s) + Z_{o} Sinh\gamma(s)}{[---]} \int_{0}^{b} E_{x}^{i}(x,s) dx$$

<u>where</u>

$$P(z) = \left[E_z^{i}(b,z) - E_z^{i}(0,z)\right]$$
 
$$[---] = \left[Z_cZ_o + Z_sZ_c\right]Cosh\gamma s + \left[Z_c^2 + Z_sZ_o\right]Sinh\gamma s$$

## Figure 2. FIELD TO WIRE COUPLING






Figure 9.26. Equivalent circuits for plates, cylinder, and disc.


## 9.11 Circuit Upset.

Circuit upset is a nonpermanent alteration of a circuit or component operational state that is self-correcting or reversible by automatic or manual means. Some examples of upset are provided in Figure 9.27. The conditions for upset to occur when a circuit is stressed by a discharge transient are as follows:

Conclusion







A RELIABLE PCB DESIGN PROCESS THAT ASSURES "RIGHT THE FIRST TIME" PERFORM